Generally, each time a bus bridge sees a transaction on a single bus that has to be forwarded to the other, the original transaction have to wait around till the forwarded transaction completes right before a result's Completely ready. A single notable exception occurs in the case of memory writes. https://nathanlabsadvisory.com/hipaa-hitech-compliance/